What is claimed is:

5

6 7

8

10

11

12

13

14

15

16

17

18 19

20

2122

23

24

25

26

27

28

- 1. A method for synchronizing all clock sources of
 2 semiconductor devices, comprising:
- 3 (a) generating multiple clock sources in a plurality of 4 semiconductor devices;
 - (b) designating one semiconductor device having a clock source with the lowest rate clock signal as a master device and other devices as slave devices when the multiple clock sources are stable;
 - (c) designating the lowest rate clock signal of the master device as a reference clock source;
 - (d) performing, according to the reference clock source, a phase-aligned check on other clock sources in the master device, such that other clock sources of the master device are synchronized with the reference clock source to generate a zeroing signal;
 - (e) respectively performing, according to the zeroing signal, a phase-aligned check on a local lowest rate clock source in each slave device, such that all local lowest rate clock sources of the slave devices are synchronized with the lowest rate clock signal of the master device to respectively generate an aligning signal; and
 - (f) respectively performing, according to the aligning signal, a phase-aligned check on other clock sources in each slave device, such that other clock sources of each slave device are separately synchronized with the local lowest rate clock

Client's ref.: A91206 Our ref.: 0535-8997us/Final/Sue/

- signal of the respective slave devices, thereby
 completing clock synchronization for the
 plurality of semiconductor devices.
 - 1 2. The method according to claim 1, wherein the 2 plurality of semiconductor devices are implemented by Field 3 Programmable Gate Array (FPGA) or Application Specific 4 Integrated Circuit (ASIC).
 - 3. The method according to claim 1, wherein the clock generators are implemented by delay locked loop (DLL) or digital clock manager (DCM).
 - 1 4. The method according to claim 1, wherein step (d) 2 further comprises: (d1) triggering a phase checker in the 3 master device to sample the clock sources inside the master device for phase alignment comparison by means of rising or 4 5 falling edges of an external input clock source; outputting the zeroing signal to concurrently signal each 6 7 slave device when all phases are aligned; otherwise, outputting a reset signal reset to re-generate 8 9 multiple clock sources for re-alignment operation.
- 1 5. The method according to claim 1, wherein step (e) further comprises: (e1) respectively checking the lowest 2 3 rate clock source of the master device through an external 4 phase checker in each slave device to determine if the 5 zeroing signal has been sent; (e2) respectively performing a 6 phase-aligned check on each slave device through 7 respective external phase checker when the zeroing signal is 8 received and all clock sources in each slave device are

Client's ref.: A91206 Our ref.: 0535-8997us/Final/Sue/

- 9 stable; (e3) respectively sending the aligning signal to 10 indicate a phase alignment and clock synchronization for the 11 lowest rate clock signal of the master device and the local 12 lowest rate clock signal of the respective slave device when 13 all phases are aligned; and (e4) otherwise, sending a reset 14 signal to re-generate the local lowest rate clock signal of 15 the respective slave device and then repeat step (e1).
- 6. The method according to claim 1, wherein step (f) 1 further comprises: (f1) respective internal phase checkers 2 in each slave device determining if a respective external 3 phase checker has sent the aligning signal; (f2) respective 4 internal phase checkers performing the phase-aligned check 5 in a respective slave device when the aligning signal is 6 received and all clock sources in the respective slave 7 device are stable; (f3) sending the aligning signal to 8 indicate a phase alignment for the clock sources in the 9 respective slave device and a clock synchronization for the 10 semiconductor devices when all phases are aligned; and (f4) 11 otherwise, sending a reset signal reset to respectively re-12 generate the multiple clock sources, except the local lowest 13 rate clock source, of the respective slave device and then 14 15 repeat step (f1).
 - 7. A system for synchronizing all clock sources of semiconductor devices, comprising:
 - a first semiconductor device having a phase checker and
 a multi-clock generator including generation of
 the lowest rate clock source, wherein the phase
 checker performs phase alignment according to the
 lowest rate clock source, such that multiple

- 8 clock sources generated by the multi-clock 9 generator are synchronized and thus a zeroing 10 signal is output;
- plurality of second semiconductor devices, 11 having an external phase checker, an internal 12 and a multi-clock generator phase checker 13 including generation of a clock-aligned source, 14 wherein the external phase checker performs phase 15 alignment according to the zeroing signal, such 16 that the lowest rate clock source and the clock-17 aligned source have phase synchronization to thus 18 output an aligning signal to the internal phase 19 alignment, thereby checker for phase 20 synchronizing multiple clock sources generated by 21 each second semiconductor, and thus completing 22 all semiconductor 23 clock synchronization of 24 devices.
 - 8. The system according to claim 7, wherein the semiconductor devices are Field Programmable Gate Arrays (FPGAs) or Application Specific Integrated Circuits (ASICs).
 - 9. The system according to claim 7, wherein the clock
 generators are delay locked loop (DLLs) or digital clock
 managers (DCMs).